


**IEEE Xplore®**
RELEASE 1.8Welcome
United States Patent and Trademark Office

» Search Results

[Help](#) | [FAQ](#) | [Terms](#) | [IEEE Peer Review](#)**Quick Links**

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Your search matched **1** of **1047691** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set**Results Key:****JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard

- ✓ 1 **Verification of a combinational loop based arbitration scheme in a system-on-chip integration architecture**

Xia, Y.; Ashar, P.;

VLSI Design, 2000. Thirteenth International Conference on , 3-7 Jan. 2000

Pages:449 - 454

[\[Abstract\]](#) [\[PDF Full-Text \(172 KB\)\]](#) **IEEE CNF** **Print Format**[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library
- ☐ Access the IEEE Enterprise File Cabinet

 Print Format

Your search matched **18** of **1047691** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set
Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 System-level performance analysis for designing on-chip communication architectures

Lahiri, K.; Raghunathan, A.; Dey, S.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 20 , Issue: 6 , June 2001
 Pages:768 - 783

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) IEEE JNL

2 Fast performance analysis of bus-based system-on-chip communication architectures

Lahiri, K.; Raghunathan, A.; Dey, S.;

Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on , 7-11 Nov. 1999
 Pages:566 - 572

[\[Abstract\]](#) [\[PDF Full-Text \(712 KB\)\]](#) IEEE CNF

3 On-chip communication architectures for reconfigurable System-on-Chip

Lee, A.S.; Bergmann, N.W.;

Field-Programmable Technology (FPT), 2003. Proceedings. 2003 IEEE International Conference on , 15-17 Dec. 2003
 Pages:332 - 335

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) IEEE CNF

4 Performance analysis of systems with multi-channel communication architectures

Lahiri, K.; Raghunathan, A.; Dey, S.;

VLSI Design, 2000. Thirteenth International Conference on , 3-7 Jan. 2000
 Pages:530 - 537

[\[Abstract\]](#) [\[PDF Full-Text \(148 KB\)\]](#) IEEE CNF

5 Simulation and analysis of embedded DSP systems using MASIC methodology

Deb, A.K.; Oberg, J.; Jantsch, A.;

Design, Automation and Test in Europe Conference and Exhibition, 2003 , 2003

Pages:1100 - 1101

[\[Abstract\]](#) [\[PDF Full-Text \(KB\)\]](#) IEEE CNF

6 Traffic analysis for on-chip networks design of multimedia applications

Varatkar, G.; Marculescu, R.;

Design Automation Conference, 2002. Proceedings. 39th , 10-14 June 2002

Pages:795 - 800

[\[Abstract\]](#) [\[PDF Full-Text \(751 KB\)\]](#) IEEE CNF

7 Control and communication performance analysis of embedded DSP systems in the MASIC methodology

Deb, A.K.; Oberg, J.; Jantsch, A.;

System Synthesis, 2001. Proceedings. The 14th International Symposium on , 30 Sept.-3 Oct. 2001

Pages:274 - 279

[\[Abstract\]](#) [\[PDF Full-Text \(1120 KB\)\]](#) IEEE CNF

8 Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)

Design Automation Conference, 2001. Proceedings , 18-22 June 2001

[\[Abstract\]](#) [\[PDF Full-Text \(1788 KB\)\]](#) IEEE CNF

9 A stochastic framework for communication architecture evaluation in networks-on-chip

Murgan, T.; Garcia Ortiz, A.; Petrov, M.; Glesner, M.;

Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on , Volume: 1 , 10-11 July 2003

Pages:253 - 256 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(351 KB\)\]](#) IEEE CNF

10 Architecture and synthesis for multi-cycle on-chip communication

Cong, J.; Yiping Fan; Guoling Han; Xun Yang; Zhiru Zhang;

Hardware/Software Codesign and System Synthesis, 2003. First IEEE/ACM/IFIP International Conference on , 1-3 Oct. 2003

Pages:77 - 78

[\[Abstract\]](#) [\[PDF Full-Text \(256 KB\)\]](#) IEEE CNF

11 On-chip communication design: roadblocks and avenues

Carloni, L.; Sangiovanni-Vincentelli, A.L.;

Hardware/Software Codesign and System Synthesis, 2003. First IEEE/ACM/IFIP International Conference on , 1-3 Oct. 2003

Pages:75 - 76

[\[Abstract\]](#) [\[PDF Full-Text \(289 KB\)\]](#) IEEE CNF

12 A hierarchical modeling framework for on-chip communication architectures [SOC]

Xinping Zhu; Malik, S.;
Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference
on , 10-14 Nov. 2002
Pages:663 - 670

[\[Abstract\]](#) [\[PDF Full-Text \(667 KB\)\]](#) [IEEE CNF](#)

13 Power consumption in point-to-point interconnect architectures

Ortiz, A.G.; Murgan, T.; Indrusiak, L.; Glesner, M.;
Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium
on , 9-14 Sept. 2002
Pages:155 - 160

[\[Abstract\]](#) [\[PDF Full-Text \(371 KB\)\]](#) [IEEE CNF](#)

14 On-chip communication analysis for multimedia applications

Varatkar, G.; Marculescu, R.;
Multimedia and Expo, 2002. ICME '02. Proceedings. 2002 IEEE International
Conference on , Volume: 2 , 26-29 Aug. 2002
Pages:185 - 188 vol.2


[\[Abstract\]](#) [\[PDF Full-Text \(458 KB\)\]](#) [IEEE CNF](#)

**15 2002 IEEE International Symposium on Circuits and Systems.
Proceedings (Cat. No.02CH37353)**

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium
on , Volume: 2 , 26-29 May 2002

[\[Abstract\]](#) [\[PDF Full-Text \(9198 KB\)\]](#) [IEEE CNF](#)

[1](#) [2](#) [Next](#)

**IEEE Xplore®**
RELEASE 1.8Welcome
United States Patent and Trademark Office

» Search Results

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **18** of **1047691** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set**Results Key:****JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**16 Evaluation of the traffic-performance characteristics of system-on-chip communication architectures***Lahiri, K.; Raghunathan, A.; Dey, S.;*

VLSI Design, 2001. Fourteenth International Conference on , 3-7 Jan. 2001

Pages:29 - 35

[\[Abstract\]](#) [\[PDF Full-Text \(816 KB\)\]](#) IEEE CNF**17 Communication architectures for system-on-chip***Kreutz, M.E.; Carro, L.; Zeferino, C.A.; Susin, A.A.;*

Integrated Circuits and Systems Design, 2001, 14th Symposium on. , 10-15 Sept. 2001

Pages:14 - 19

[\[Abstract\]](#) [\[PDF Full-Text \(584 KB\)\]](#) IEEE CNF**18 Power estimation for architectural exploration of HW/SW communication on system-level buses***Fornaciari, W.; Sciuto, D.; Silvano, C.;*

Hardware/Software Codesign, 1999. (CODES '99) Proceedings of the Seventh International Workshop on , 3-5 May 1999

Pages:152 - 156

[\[Abstract\]](#) [\[PDF Full-Text \(436 KB\)\]](#) IEEE CNF[Prev](#) [1](#) [2](#)

**IEEE Xplore®**
RELEASE 1.8Welcome
United States Patent and Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **54** of **1047691** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set**Results Key:****JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Evaluation of the traffic-performance characteristics of system-on-chip communication architectures***Lahiri, K.; Raghunathan, A.; Dey, S.;*

VLSI Design, 2001. Fourteenth International Conference on , 3-7 Jan. 2001

Pages:29 - 35

[\[Abstract\]](#) [\[PDF Full-Text \(816 KB\)\]](#) IEEE CNF**2 A hierarchical modeling framework for on-chip communication architectures [SOC]***Xinping Zhu; Malik, S.;*

Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on , 10-14 Nov. 2002

Pages:663 - 670

[\[Abstract\]](#) [\[PDF Full-Text \(667 KB\)\]](#) IEEE CNF**3 Design of high-performance system-on-chips using communication architecture tuners***Lahiri, K.; Raghunathan, A.; Lakshminarayana, G.; Dey, S.;*

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 23 , Issue: 5 , May 2004

Pages:620 - 636

[\[Abstract\]](#) [\[PDF Full-Text \(1104 KB\)\]](#) IEEE JNL**4 Design Space Exploration for Optimizing On-Chip Communication Architectures***Lahiri, K.; Raghunathan, A.; Dey, S.;*

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 23 , Issue: 6 , June 2004

Pages:952 - 961

[\[Abstract\]](#) [\[PDF Full-Text \(560 KB\)\]](#) IEEE JNL

5 A stochastic framework for communication architecture evaluation in networks-on-chip

Murgan, T.; Garcia Ortiz, A.; Petrov, M.; Glesner, M.;

Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on , Volume: 1 , 10-11 July 2003

Pages:253 - 256 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(351 KB\)\]](#) IEEE CNF

6 On-chip communication architectures for reconfigurable System-on-Chip

Lee, A.S.; Bergmann, N.W.;

Field-Programmable Technology (FPT), 2003. Proceedings. 2003 IEEE International Conference on , 15-17 Dec. 2003

Pages:332 - 335

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) IEEE CNF

7 A methodology for designing communication architectures for multiprocessor SoCs

Dvorak, V.; Kutalek, V.;

Digital System Design, 2003. Proceedings. Euromicro Symposium on , 1-6 Sept. 2003

Pages:455 - 458

[\[Abstract\]](#) [\[PDF Full-Text \(250 KB\)\]](#) IEEE CNF

8 Communication architectures for system-on-chip

Kreutz, M.E.; Carro, L.; Zeferino, C.A.; Susin, A.A.;

Integrated Circuits and Systems Design, 2001, 14th Symposium on , 10-15 Sept. 2001

Pages:14 - 19

[\[Abstract\]](#) [\[PDF Full-Text \(584 KB\)\]](#) IEEE CNF

9 An Architecture and Compiler for Scalable On-Chip Communication

Liang, J.; Laffely, A.; Srinivasan, S.; Tessier, R.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 12 , Issue: 7 , July 2004

Pages:711 - 726

[\[Abstract\]](#) [\[PDF Full-Text \(1472 KB\)\]](#) IEEE JNL

10 System-level performance analysis for designing on-chip communication architectures

Lahiri, K.; Raghunathan, A.; Dey, S.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 20 , Issue: 6 , June 2001

Pages:768 - 783

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) IEEE JNL

11 A survey of techniques for energy efficient on-chip communication

Raghunathan, V.; Srivastava, M.B.; Gupta, R.K.;

Design Automation Conference, 2003. Proceedings , 2-6 June 2003

Pages:900 - 905

[\[Abstract\]](#) [\[PDF Full-Text \(758 KB\)\]](#) [IEEE CNF](#)

12 On-chip communication architecture for OC-768 network processors

Karim, F.; Nguyen, A.; Dey, S.; Rao, R.;

Design Automation Conference, 2001. Proceedings , 18-22 June 2001

Pages:678 - 683

[\[Abstract\]](#) [\[PDF Full-Text \(536 KB\)\]](#) [IEEE CNF](#)

13 LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs

Lahiri, K.; Raghunathan, A.; Lakshminarayana, G.;

Design Automation Conference, 2001. Proceedings , 18-22 June 2001

Pages:15 - 20

[\[Abstract\]](#) [\[PDF Full-Text \(760 KB\)\]](#) [IEEE CNF](#)

14 Fast performance analysis of bus-based system-on-chip communication architectures

Lahiri, K.; Raghunathan, A.; Dey, S.;

Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on , 7-11 Nov. 1999

Pages:566 - 572

[\[Abstract\]](#) [\[PDF Full-Text \(712 KB\)\]](#) [IEEE CNF](#)

15 An interconnect architecture for networking systems on chips

Karim, F.; Nguyen, A.; Dey, S.;

Micro, IEEE , Volume: 22 , Issue: 5 , Sept.-Oct. 2002

Pages:36 - 45

[\[Abstract\]](#) [\[PDF Full-Text \(366 KB\)\]](#) [IEEE JNL](#)

[1](#) [2](#) [3](#) [4](#) [Next](#)

**IEEE Xplore®**
RELEASE 1.8Welcome
United States Patent and Trademark Office

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **54** of **1047691** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set**Results Key:****JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**16 Spider: a high-speed network interconnect***Galles, M.;*

Micro, IEEE , Volume: 17 , Issue: 1 , Jan.-Feb. 1997

Pages:34 - 39

[\[Abstract\]](#) [\[PDF Full-Text \(92 KB\)\]](#) IEEE JNL**17 Synchronous protocol automata: a framework for modelling and verification of SoC communication architectures***D'silva, V.; Ramesh, S.; Sowmya, A.;*

Design, Automation and Test in Europe Conference and Exhibition, 2004.

Proceedings , Volume: 1 , 16-20 Feb. 2004

Pages:390 - 395 Vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(360 KB\)\]](#) IEEE CNF**18 ASOC: a scalable, single-chip communications architecture***Jian Liang; Swaminathan, S.; Tessier, R.;*

Parallel Architectures and Compilation Techniques, 2000. Proceedings.

International Conference on , 15-19 Oct. 2000

Pages:37 - 46

[\[Abstract\]](#) [\[PDF Full-Text \(1116 KB\)\]](#) IEEE CNF**19 A modular simulation framework for architectural exploration of on-chip interconnection networks***Kogel, T.; Doerper, M.; Wieferink, A.; Leupers, R.; Ascheid, G.; Meyr, H.;**Goossens, S.;*

Hardware/Software Codesign and System Synthesis, 2003. First IEEE/ACM/IFIP

International Conference on , 1-3 Oct. 2003

Pages:7 - 12

[\[Abstract\]](#) [\[PDF Full-Text \(573 KB\)\]](#) IEEE CNF

20 A flexible virtual platform for computational and communication architecture exploration of DMT VDSL modems

Brini, S.; Benjelloun, D.; Castanier, F.;

Design, Automation and Test in Europe Conference and Exhibition, 2003 , 2003

Pages:164 - 169 suppl.

[\[Abstract\]](#) [\[PDF Full-Text \(333 KB\)\]](#) [IEEE CNF](#)

21 Hierarchical backoff locks for nonuniform communication architectures

Radovic, Z.; Hagersten, E.;

The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. , 8-12 Feb. 2003

Pages:241 - 252

[\[Abstract\]](#) [\[PDF Full-Text \(381 KB\)\]](#) [IEEE CNF](#)

22 Specification, modeling and design tools for system-on-chip

Lavagno, L.; Dey, S.; Gupta, R.;

Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings. , 7-11 Jan. 2002

Pages:21 - 23

[\[Abstract\]](#) [\[PDF Full-Text \(190 KB\)\]](#) [IEEE CNF](#)

✓ **23 Efficient exploration of the SoC communication architecture design space**

Lahiri, K.; Raghunathan, A.; Dey, S.;

Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference on , 5-9 Nov. 2000

Pages:424 - 430

[\[Abstract\]](#) [\[PDF Full-Text \(860 KB\)\]](#) [IEEE CNF](#)

24 On-chip traffic modeling and synthesis for MPEG-2 video applications

Varatkar, G.V.; Marculescu, R.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 12 , Issue: 1 , Jan. 2004

Pages:108 - 119

[\[Abstract\]](#) [\[PDF Full-Text \(944 KB\)\]](#) [IEEE JNL](#)

25 A communication scheme for analog VLSI perceptive systems

Mortara, A.; Vittoz, E.A.; Venier, P.;

Solid-State Circuits, IEEE Journal of , Volume: 30 , Issue: 6 , June 1995

Pages:660 - 669

[\[Abstract\]](#) [\[PDF Full-Text \(812 KB\)\]](#) [IEEE JNL](#)

26 A communication architecture tailored for analog VLSI artificial neural networks: intrinsic performance and limitations

Mortara, A.; Vittoz, E.A.;

Neural Networks, IEEE Transactions on , Volume: 5 , Issue: 3 , May 1994

Pages:459 - 466

[\[Abstract\]](#) [\[PDF Full-Text \(624 KB\)\]](#) [IEEE JNL](#)

27 SAMBA-bus: A high performance bus architecture for system-on-chips*Ruibing Lu; Cheng-Koh Koh;*

Computer Aided Design, 2003. ICCAD-2003. International Conference on , 9-13 Nov. 2003

Pages:8 - 12

[\[Abstract\]](#) [\[PDF Full-Text \(475 KB\)\]](#) [IEEE CNF](#)**28 Synthesis of application specific multiprocessor architectures for process networks***Dwivedi, B.K.; Kumar, A.; Balakrishnan, M.;*

VLSI Design, 2004. Proceedings. 17th International Conference on , 5-9 Jan. 2004

Pages:780 - 783

[\[Abstract\]](#) [\[PDF Full-Text \(232 KB\)\]](#) [IEEE CNF](#)**29 Performance analysis of systems with multi-channel communication architectures***Lahiri, K.; Raghunathan, A.; Dey, S.;*

VLSI Design, 2000. Thirteenth International Conference on , 3-7 Jan. 2000

Pages:530 - 537

[\[Abstract\]](#) [\[PDF Full-Text \(148 KB\)\]](#) [IEEE CNF](#)**30 Communication architecture tuners: a methodology for the design of high-performance communication architectures for system-on-chips***Lahiri, K.; Raghunathan, A.; Lakshminarayana, G.; Dey, S.;*

Design Automation Conference, 2000. Proceedings 2000. 37th , June 5-9, 2000

Pages:513 - 518

[\[Abstract\]](#) [\[PDF Full-Text \(800 KB\)\]](#) [IEEE CNF](#)[Prev](#) [1](#) [2](#) [3](#) [4](#) [Next](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC](#)
[Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved



Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Your search matched **54** of **1047691** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

Search

☐ Check to search within this result set
Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

31 **A communication architecture for asynchronous pulse frequency modulated analog VLSI systems, based on 1-persistent carrier sense/multiple access**

Abusland, A.; Nilsen, F.; Lande, T.S.; Sorosen, O.;

Electronics, Circuits, and Systems, 1996. ICECS '96., Proceedings of the Third IEEE International Conference on , Volume: 1 , 13-16 Oct. 1996
Pages:29 - 32 vol.1

[Abstract] [PDF Full-Text (356 KB)] IEEE CNF

√32 **Architecture and synthesis for multi-cycle on-chip communication**

Cong, J.; Yiping Fan; Guoling Han; Xun Yang; Zhiru Zhang;

Hardware/Software Codesign and System Synthesis, 2003. First IEEE/ACM/IFIP International Conference on , 1-3 Oct. 2003
Pages:77 - 78

[Abstract] [PDF Full-Text (256 KB)] IEEE CNF

√33 **Simulation and analysis of embedded DSP systems using MASIC methodology**

Deb, A.K.; Oberg, J.; Jantsch, A.;

Design, Automation and Test in Europe Conference and Exhibition, 2003 , 2003
Pages:1100 - 1101

[Abstract] [PDF Full-Text (KB)] IEEE CNF

34 **Traffic analysis for on-chip networks design of multimedia applications**

Varatkar, G.; Marculescu, R.;

Design Automation Conference, 2002. Proceedings. 39th , 10-14 June 2002
Pages:795 - 800

[Abstract] [PDF Full-Text (751 KB)] IEEE CNF

35 **A study on communication issues for systems-on-chip**

Zeferino, C.A.; Kreutz, M.E.; Carro, L.; Susin, A.A.;
Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium
on , 9-14 Sept. 2002
Pages:121 - 126

[\[Abstract\]](#) [\[PDF Full-Text \(275 KB\)\]](#) [IEEE CNF](#)

36 System-level design of embedded media systems

van der Wolf, P.D.;

Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings.
, 7-11 Jan. 2002
Pages:14 - 15

[\[Abstract\]](#) [\[PDF Full-Text \(184 KB\)\]](#) [IEEE CNF](#)

37 Control and communication performance analysis of embedded DSP systems in the MASIC methodology

Deb, A.K.; Oberg, J.; Jantsch, A.;

System Synthesis, 2001. Proceedings. The 14th International Symposium on , 30 Sept.-3 Oct. 2001
Pages:274 - 279

[\[Abstract\]](#) [\[PDF Full-Text \(1120 KB\)\]](#) [IEEE CNF](#)

38 MicroNetwork-based integration for SOCs

Wingard, D.;

Design Automation Conference, 2001. Proceedings , 18-22 June 2001
Pages:673 - 677

[\[Abstract\]](#) [\[PDF Full-Text \(528 KB\)\]](#) [IEEE CNF](#)

39 Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)

Design Automation Conference, 2001. Proceedings , 18-22 June 2001

[\[Abstract\]](#) [\[PDF Full-Text \(1788 KB\)\]](#) [IEEE CNF](#)

40 Adaptive systems on a chip (aSoC) for low-power signal processing

Laffely, A.; Jian Liang; Jain, P.; Burleson, W.; Tessier, R.;

Signals, Systems and Computers, 2001. Conference Record of the Thirty-Fifth Asilomar Conference on , Volume: 2 , 4-7 Nov. 2001
Pages:1217 - 1221 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(405 KB\)\]](#) [IEEE CNF](#)

41 Rapid prototyping of a co-processor based engine knock detection system

Kirschbaum, A.; Ortmann, S.; Glesner, M.;

Rapid System Prototyping, 1998. Proceedings. 1998 Ninth International Workshop on , 3-5 June 1998
Pages:124 - 129

[\[Abstract\]](#) [\[PDF Full-Text \(400 KB\)\]](#) [IEEE CNF](#)

42 Rapid prototyping fault-tolerant heterogeneous digital signal processing systems

Khan, M.S.; Swartzlander, E.E., Jr.;
Rapid System Prototyping, 1995. Proceedings., Sixth IEEE International Workshop
on , 7-9 June 1995
Pages:187 - 193

[\[Abstract\]](#) [\[PDF Full-Text \(616 KB\)\]](#) [IEEE CNF](#)

43 Efficient Power Profiling for Battery-Driven Embedded System Design

Lahiri, K.; Raghunathan, A.; Dey, S.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions
on , Volume: 23 , Issue: 6 , June 2004
Pages:919 - 932

[\[Abstract\]](#) [\[PDF Full-Text \(696 KB\)\]](#) [IEEE JNL](#)

44 Image processing using one-dimensional processor arrays

Hammerstrom, D.W.; Lulich, D.P.;
Proceedings of the IEEE , Volume: 84 , Issue: 7 , July 1996
Pages:1005 - 1018

[\[Abstract\]](#) [\[PDF Full-Text \(1428 KB\)\]](#) [IEEE JNL](#)

45 Fast exploration of parameterized bus architecture for communication-centric SoC design

Chulho Shin; Young-Taek Kim; Eui-Young Chung; Kyu-Myung Choi; Jeong-Taek Kong; Soo-kwan Eo;
Design, Automation and Test in Europe Conference and Exhibition, 2004.
Proceedings , Volume: 1 , 16-20 Feb. 2004
Pages:352 - 357 Vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(278 KB\)\]](#) [IEEE CNF](#)

[Prev](#) [1](#) [2](#) [3](#) [4](#) [Next](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC](#)
[Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Your search matched **54** of **1047691** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set**Results Key:**

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

46 A standard spacecraft data system on a chip: NASA Goddard Space Flight Center's Essential Services Node (ESN)

Caffrey, R.; Cuvillo, M.; Hestnes, P.; Shaw, H.;

Aerospace Conference, 1997. Proceedings., IEEE , Volume: 3 , 1-8 Feb. 1997
Pages:505 - 521 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(1260 KB\)\]](#) IEEE CNF

47 A 15 mW 1.6 Gb/s wormhole data router for 2-D meshes

Yen-Wen Lu; Yeh, G.K.; Burr, J.B.;

VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on , 13-15 June 1996
Pages:138 - 139

[\[Abstract\]](#) [\[PDF Full-Text \(160 KB\)\]](#) IEEE CNF

48 On-chip communication design: roadblocks and avenues

Carlioni, L.; Sangiovanni-Vincentelli, A.L.;

Hardware/Software Codesign and System Synthesis, 2003. First IEEE/ACM/IFIP International Conference on , 1-3 Oct. 2003
Pages:75 - 76

[\[Abstract\]](#) [\[PDF Full-Text \(289 KB\)\]](#) IEEE CNF

49 Power consumption in point-to-point interconnect architectures

Ortiz, A.G.; Murgan, T.; Indrusiak, L.; Glesner, M.;

Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium on , 9-14 Sept. 2002
Pages:155 - 160

[\[Abstract\]](#) [\[PDF Full-Text \(371 KB\)\]](#) IEEE CNF

50 Digital tactile sensing elements communicating through conductive skin layers

Hakozaki, M.; Shinoda, H.;

Robotics and Automation, 2002. Proceedings. ICRA '02. IEEE International Conference on , Volume: 4 , 11-15 May 2002
Pages:3813 - 3817 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(543 KB\)\]](#) [IEEE CNF](#)

51 On-chip communication analysis for multimedia applications

Varatkar, G.; Marculescu, R.;

Multimedia and Expo, 2002. ICME '02. Proceedings. 2002 IEEE International Conference on , Volume: 2 , 26-29 Aug. 2002
Pages:185 - 188 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(458 KB\)\]](#) [IEEE CNF](#)

52 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , Volume: 2 , 26-29 May 2002

[\[Abstract\]](#) [\[PDF Full-Text \(9198 KB\)\]](#) [IEEE CNF](#)

53 Power estimation for architectural exploration of HW/SW communication on system-level buses

Fornaciari, W.; Sciuto, D.; Silvano, C.;

Hardware/Software Codesign, 1999. (CODES '99) Proceedings of the Seventh International Workshop on , 3-5 May 1999
Pages:152 - 156

[\[Abstract\]](#) [\[PDF Full-Text \(436 KB\)\]](#) [IEEE CNF](#)

54 Compilation for interprocessor communication in clock-skewed parallel processing system

Hong, C.; Barnwell, T.P., III;

Acoustics, Speech, and Signal Processing, 1991. ICASSP-91., 1991 International Conference on , 14-17 April 1991
Pages:1249 - 1252 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(540 KB\)\]](#) [IEEE CNF](#)

[Prev](#) [1](#) [2](#) [3](#) [4](#)
